Simulink[®] Modeling Guidelines for Code Generation

MATLAB&SIMULINK®



R

R2021a

How to Contact MathWorks



Latest news:

Phone:

www.mathworks.com

Sales and services: www.mathworks.com/sales_and_services

User community: www.mathworks.com/matlabcentral

Technical support: www.mathworks.com/support/contact_us



 \mathbf{X}

508-647-7000

The MathWorks, Inc. 1 Apple Hill Drive Natick, MA 01760-2098

Modeling Guidelines for Code Generation

© COPYRIGHT 2010-2021 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227-7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

Trademarks

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

Patents

 $MathWorks\ {\tt products\ are\ protected\ by\ one\ or\ more\ U.S.\ patents.\ Please\ {\tt see\ www.mathworks.com/patents\ for\ more\ information.}$

Revision History

September 2010 Online only April 2011 Online only September 2011 Online only March 2012 Online only September 2012 Online only March 2013 Online only Online only September 2013 Online only March 2014 October 2014 Online only Online only March 2015 September 2015 Online only Online only March 2016 September 2016 Online only Online only March 2017 Online only September 2017 March 2018 Online only Online only September 2018 March 2019 Online only September 2019 Online only March 2020 Online only September 2020 Online only Online only March 2021

New for Version 1.0 (Release 2010b) Revised for Version 1.1 (Release 2011a) Revised for Version 1.2 (Release 2011b) Revised for Version 1.3 (Release 2012a) Revised for Version 1.4 (Release 2012b) Revised for Version 1.5 (Release 2013a) Revised for Version 1.6 (Release 2013b) Revised for Version 1.7 (Release 2014a) Revised for Version 1.8 (Release 2014b) Revised for Version 1.9 (Release 2015a) Revised for Version 1.10 (Release 2015b) Revised for Version 1.11 (Release 2016a) Revised for Version 1.12 (Release 2016b) Revised for Version 1.13 (Release 2017a) Revised for Version 1.14 (Release 2017b) Revised for Version 1.15 (Release 2018a) Revised for Version 1.16 (Release 2018b) Revised for Version 1.17 (Release 2019a) Revised for Version 1.18 (Release 2019b) Revised for Version 1.19 (Release 2020a) Revised for Version 1.20 (Release 2020b) Revised for Version 1.21 (Release 2021a)

Contents

Introduction

Motivation	1-2
Guideline Template	1-3

1

2

3

Block Considerations

cgsl_0101: Zero-based indexing	2-2
cgsl_0102: Evenly spaced breakpoints in lookup tables	2-3
cgsl_0103: Precalculated signals and parameters	2-4
cgsl_0104: Modeling global shared memory using data stores	2-7
cgsl_0105: Modeling local shared memory using data stores	2-10

Modeling Pattern Considerations

cgsl_0201: Redundant Unit Delay and Memory blocks	3-2
cgsl_0202: Usage of For, While, and For Each subsystems with vector signals	3-6
cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks	3-7
cgsl_0205: Signal handling for multirate models	3-12
cgsl_0206: Data integrity and determinism in multitasking models	3-14

cgsl_0301: Prioritization of code generation objectives for code efficiency	
	4-2
cgsl_0302: Diagnostic settings for multirate and multitasking models	
	4-3

4

Introduction

- "Motivation" on page 1-2
- "Guideline Template" on page 1-3

Motivation

MathWorks intends the guidelines for engineers developing models and generating code for embedded systems using Model-Based Design with MathWorks products. The guidelines provide recommendations for model settings, block usage, and block parameters that impact simulation behavior or code generated by the Embedded Coder[®] product.

The guidelines do not address model style or development processes. For more information about creating models in a way that improves consistency, clarity, and readability, see the "MAB Modeling Guidelines". Development process guidance and additional information for specific standards is available with the IEC Certification Kit (for ISO 26262 and IEC 61508) and DO Qualification Kit (for DO-178) products.

Disclaimer While adhering to the recommendations in the guidelines will reduce the risk that an error is introduced during development and not be detected, it is not a guarantee that the system being developed will be safe. Conversely, if some of the recommendations in the guidelines are not followed, it does not mean that the system being developed will be unsafe.

Guideline Template

Guideline descriptions are documented, using the following template. Companies that want to create additional guidelines are encouraged to use the same template.

ID: Title	<i>XX_nnnn</i> : Title of the guideline (unique, short)
Description	Description of the guideline
Prerequisites	Links to guidelines that are prerequisites to this guideline (ID: Title)
Notes	Notes for using the guideline
Rationale	Rationale for providing the guideline
Model Advisor Check	Title of and link to the corresponding Model Advisor check, if a check exists
References	References to standards that apply to guideline
See Also	Links to additional information
Last Changed	Version number of last change
Examples	Guideline examples

Block Considerations

- "cgsl_0101: Zero-based indexing" on page 2-2
- "cgsl_0102: Evenly spaced breakpoints in lookup tables" on page 2-3
- "cgsl_0103: Precalculated signals and parameters" on page 2-4
- "cgsl_0104: Modeling global shared memory using data stores" on page 2-7
- "cgsl_0105: Modeling local shared memory using data stores" on page 2-10

cgsl_0101: Zero-based indexing

ID: Title	cgsl_0101: Zero-based indexing				
Description	Use zero-based indexing for blocks that require indexing. To set up zero-based indexing, do one of the following:				
	A For the Index Vector block parameter Data port order , select Zero-based contiguous.				
	B Set block parameter Index mode to Zero-based for the following blocks:				
	• Assignment				
	• Selector				
	For Iterator				
	Find Nonzero Elements				
Notes	The C language uses zero-based indexing.				
Rationale	A, B Use zero-based indexing for compatibility with integrated C code.				
	A, B Results in more efficient C code execution. One-based indexing requires a subtraction operation in generated code.				
See Also	"hisl_0021: Consistent vector indexing method"				
Last Changed	R2011b				
	1 indexSel_Zero				
	Recommended				
	<pre>void ZeroIndex(void)</pre>				
	<pre>{ Y.Out5 = 3.0 * ZeroIndexArray[IndexSel_Zero];</pre>				
	}				
	1 IndexSel_One 2 ConeIndexVray 1 0 0 0 0 0 0 0 0 0 0 0 0 0				
	Not Recommended				
	void OneIndex(void)				
	<pre>{ Y.Out1 = OneIndexArray[IndexSel_One - 1] * 6.3; }</pre>				

cgsl_0102: Evenly spaced breakpoints in lookup tables

ID: Title	cgsl_0102: Evenly spaced breakpoints in lookup tables				
Description	When you use Lookup Table and Prelookup blocks,				
	A	A With <i>non-fixed-point data types</i> , use evenly spaced data breakpoints for the input axis			
	В	With <i>fixed-point data types,</i> use power of two spaced breakpoints for the input axis			
Notes	Evenly spaced breakpoints can prevent generated code from including division operations, resulting in faster execution.				
Rationale	A	Improve ROM usage and execution speed.			
	В	 Improve execution speed. When compared to unevenly spaced data, power-of-two data can Increase data RAM usage if you require a finer step size Reduce accuracy if you use a coarser step size Compared to an evenly spaced data set, there should be minimal cost in 			
		memory or accuracy.			
Model Advisor Checks	By Product > Embedded Coder > Identify questionable fixed-point operations				
	For check details, see "Identify questionable fixed-point operations" (Embedded Coder)				
See Also	"Formulation of Evenly Spaced Breakpoints"				
Last Changed	R2010b				

cgsl_0103: Precalculated signals and parameters

ID: Title	cgsl_01	03: Precalculated signals and parameters
Description	Precalcu following	llate invariant parameters and signals by doing one of the g:
	A	Manually precalculate the values
	В	Set these configuration parameters:
		• Set Default parameter behavior to Inlined
		Select Inline invariant signals
Notes	improve Inline minimize number lead to a algorithm code is r environ readabil	
Rationale	A, B	Precalculate data, outside of the Simulink environment, to reduce memory requirements of a system and improve run-time execution.
Last Changed	R2012b	


ID: Title	cgsl_0103: Precalculated signals and parameters
Examples	In the following model, the four paths are mathematically equivalent. However, due to algorithm limitations, the number of run-time calculations for the paths differs.
	1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +
	$\begin{array}{c} 4 \\ 1 \\ 4 \\ 4 \\ 4 \\ 4 \\ 4 \\ 4 \\ 4 \\ 4 \\$
	$(1.4)^{+}3 = .9$ $(1.4)^{+}3$
	Path_1 = InputSignal * -3.0 * 3.0;
	<pre>/* Product: '<root>/Product4' incorporates: * Inport: '<root>/In1' */</root></root></pre>
	<pre>Path_2 = InputSignal * -9.0;</pre>
	<pre>/* Product: '<root>/Product2' incorporates: * Constant: '<root>/Constant2' * Inport: '<root>/In1' */</root></root></root></pre>
	<pre>Path_3 = -9.0 * InputSignal;</pre>
	<pre>/* Product: '<root>/Product5' incorporates: * Constant: '<root>/Constant2' * Inport: '<root>/In1' */</root></root></root></pre>
	<pre>Path_4 = -3.0 * InputSignal * 3.0;</pre>
	<pre>/* Product: '<root>/Product6' incorporates: * Constant: '<root>/Constant3' * Inport: '<root>/In1' */</root></root></root></pre>
	<pre>Pre_Calc_1 = -9.0 * InputSignal;</pre>
	To maximize automatic precalculation, add signals at the end of the set of equations.
	Inlining data reduces the ability to tune model parameters. You should define parameters that require calibration to allow calibration. For more

ID: Title	cgsl_0103: Precalculated signals and parameters	
	information, see "Create Tunable Calibration Parameter in the Generated Code" (Simulink Coder).	

cgsl_0104: Modeling global shared memory using data stores

ID: Title	cgsl_01	04: Modeling global shared memory using data stores	
Description	When using data store blocks to model shared memory across multiple models:		
	А	Set configuration parameters Duplicate data store names to error for models in the hierarchy.	
	В	Define the data store using a Simulink Signal or MPT Signal object.	
	С	Do not use Data Store Memory blocks in the model.	
Notes	If multiple Data Store blocks use the same data store name within a model, then Simulink interprets each instance of the data store as having a unique local scope.		
	Use Duplicate data store names to help detect unintended identifier reuse. For models intentionally using local data stores, set the diagnostic to warning. Verify that only intentional data stores are included.		
	Merge blocks, used in conjunction with subsystems operating in a mutually exclusive manor, provide a second method of modeling global data across multiple models.		
Rationale	A, B, C	Promotes a modeling pattern where a single consistent data store is used across models and a single global instance is created in the generated code.	
See Also	• "hisl	0013: Usage of data store blocks"	
	• "hisl	_0015: Usage of Merge blocks"	
		_0302: Diagnostic settings for multirate and multitasking els" on page 4-3	
	• "cgsl page	_0105: Modeling local shared memory using data stores" on 2-10	
Last Changed	R2011b		

ID: Title	cgsl_0104: Modeling global shared memory using data stores
Examples	The following examples illustrate the use of data stores as global shared memory. The data store is used to model a global fault flag. A data store is required because the flag can be set in multiple functions and used in the same execution step. The top model contains three subsystems, each utilizing a data store memory. The data store is defined using a signal data object.
	Simulink.Signal: errorFlag
	Simulink.Signal: errorFlag Data type: Dimensions: 1 Minimum: 1 Minimum: 1 Maximum: 1 Units: Error Flag Sample time: -1 Custom attributes HeaderFile: ImportData.h Over: Cgs_0104_top DefinitionFile: Migment: -1 OK Cancel Heip Alias: Alignment: -1 Toper Evertues Evertues Evertues
	Recommended
	In this example, there are no Data Store Memory blocks. The resulting code uses the same global variable for the full model.



cgsl_0105: Modeling local shared memory using data stores

ID: Title	cgsl_01	05: Modeling local shared memory using data stores	
Description	When using data store blocks as local shared memory:		
	A	Explicitly create the data store using a Data Store Memory block.	
	B Clear block parameter Data store name must resolve t Simulink signal object.		
	С	Consider following a naming convention for local Data Store Memory blocks.	
Notes	Use configuration parameter Duplicate data store names to help detect unintended identifier reuse. For models intentionally using local data stores, set the diagnostic to warning. Verify that only intentional data stores are included. Data store blocks are realized as global memory in the generated code. If they are not assigned a specific storage class, they are included in the DWork structure. In the model, the data store is scoped to the defining subsystem and below. In the generated code, the data store has file scope.		
Rationale	A, B	Data store block is treated as a local instance of the data store	
	С	Provides graphical feedback that the data store is local	
See Also	 "cgsl_0104: Modeling global shared memory using data stores" on page 2-7 "cgsl_0302: Diagnostic settings for multirate and multitasking 		
	models" on page 4-3		
	 "hisl_0013: Usage of data store blocks" 		
Last Changed	R2011b		


ID: Title	cgsl_0105: Modeling local shared memory using data stores
Examples	In some instances, such as a library function, reuse of a local data store is required. In this example, the local data store is defined in two subsystems.
	1 Input_1 LocalDataStore_1
	2 Input_2 LocalDataStore_2
	DSM_Loc_1
	The instance of localFlag is in scope within the subsystem LocalDataStore_1 and its subsystems.
	<pre>/* Block signals and states (auto storage) for system '<root>' */ typedef struct { real_T localFlag;</root></pre>
	In the generated code, the data stores are part of the global DWork structure for the model. Embedded Coder automatically assigns them unique names during the code generation process.


Modeling Pattern Considerations


- "cgsl_0201: Redundant Unit Delay and Memory blocks" on page 3-2
- "cgsl_0202: Usage of For, While, and For Each subsystems with vector signals" on page 3-6
- "cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks" on page 3-7
- "cgsl_0205: Signal handling for multirate models" on page 3-12
- "cgsl_0206: Data integrity and determinism in multitasking models" on page 3-14


cgsl_0201: Redundant Unit Delay and Memory blocks

ID: Title	cgsl_0201: Redundant Unit Delay and Memory blocks		
Description	When preparing a model for code generation,		
	A Remove redundant Unit Delay and Memory blocks.		
Rationale	A Redundant Unit Delay and Memory blocks use additional global memory. Removing the redundancies from a model reduces memory usage without impacting model behavior.		
Last Changed	R2013a		
Example			
	Recommended: Consolidated Unit Delays		
	<pre>void Reduced(void) { ConsolidatedState_2 = Matrix_UD_Test - (Cal_1 * DWork.UD_3_DSTATE + Cal_2 * DWork.UD_3_DSTATE); DWork.UD_3_DSTATE = ConsolidatedState_2; }</pre>		
	Cal_1 UD_1A RedundantState Cal_2 Cal_2 UD_1B		
	Not Recommended: Redundant Unit Delays		
	<pre>void Redundant(void) { RedundantState = (Matrix_UD_Test - Cal_2 * DWork.UD_1B_DSTATE) - Cal_1 * DWork.UD_1A_DSTATE; DWork.UD_1B_DSTATE = RedundantState; DWork.UD_1A_DSTATE = RedundantState; }</pre>		









cgsl_0202: Usage of For, While, and For Each subsystems with vector signals


ID: Title	cgsl_0202: Usage of For, While, and For Each subsystems with vector signals			
Description	When developing a model for code generation,			
	A Use For, While, and For Each subsystems for calculations that require iterative behavior or operate on a subset (frame) of data.			
	B Avoid using For, While, or For Each subsystems for basic vector operations.			
Rationale	A, B Avoid redundant loops.			
See Also	"Loop unrolling threshold" (Simulink Coder) in the Simulink documentation			
Last Changed	R2010b			
Examples	The recommended method for preceding calculation is to place the Gain block outside the For Subsystem. If the calculations are required as part of a larger algorithm, you can avoid the nesting of for loops by using Index Vector and Assignment blocks.			
	Recommended			
	<pre>for (s1_iter = 0; s1_iter < 10; s1_iter++) { RecommendedOut[s1_iter] = 2.3 * vectorInput[s1_iter]; }</pre>			
	A common mistake is to embed basic vector operations in a For, While, or For Each subsystem. The following example includes a simple vector gain inside a For subsystem, which results in unnecessary nested for loops.			
	For N1 Iteration Terminator double (10) vector/hput 23 MoR ecommendedOut			
	Not Recommended			
	<pre>for (s1_iter = 0; s1_iter < 10; s1_iter++) { for (i = 0; i < 10; i++) { NotRecommendedOut[i] = 2.3 * vectorInput[i]; } }</pre>			


cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks				
Description	atomi	ic subsystem or a referer	bus signals and some of the sinced model, use the following to minimize memory usage.		
	А	Bus or vector enter	Bus or vector entering an atomic subsystem:		
		Function packagin Function interface	<pre>g:Non-reusable functio :void void</pre>	n	
			Signals selected outside subsystem results in	Signal selected inside subsystem results in	
		Virtual Bus	No data copies.	No data copies.	
		Nonvirtual Bus	No data copies.	No data copies.	
		Vector	A copy of the selected signals in global block I/O structure that is used in the function.	No data copies.	
			<pre>g:Non-reusable functio :Allow arguments (Opting </pre>		
			Signals selected outside subsystem results in	Signal selected inside subsystem results in	
		Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.	
		Nonvirtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. The whole bus is passed to the function.	
		Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.	

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks		
	Function packaging: Reusable function		
		Signals selected outside subsystem results in	Signal selected inside the subsystem results in
	Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.
	Nonvirtual Bus	No data copies. Only the selected signals are passed to the function. See example 1.	No data copies. The whole bus is passed to the function.
	Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks				
	В	Bus or vector entering a Model block:			
			Signals selected outside Model block results in	Signal selected inside Model block results in	
		Virtual Bus	No data copies. Only selected signals are passed to the function.	If Inport block parameter Output as nonvirtual bus is selected, then there are no data copies. Only the selected signals are passed to the function.	
				If Inport block parameter Output as nonvirtual bus is cleared, then a copy of the whole bus is passed to the function.	
		Nonvirtual Bus	No data copies. Only the selected signals are passed to the function.	If Inport block parameter Output as nonvirtual bus is selected, then there are no data copies. Only the selected signals are passed to the function.	
				If Inport block parameter Output as nonvirtual bus is cleared, then a copy of the whole bus is passed to the function. See example 2.	
		Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.	
Notes	an	epending on Embedded Coder settings (e.g. optimizations), predecessor blocks nd signal storage classes, actual results might differ from the tables.			
		tual busses do not suppo the subsystem is set to T	ort global data. nline, data copies do not oc	cur	
Rationale	A, B	Minimize RAM, ROM	-		
Last Changed	R2016				





cgsl_0205: Signal handling for multirate models

ID: Title	cgsl_0	cgsl_0205: Signal handling for multirate models		
Description	For mu	For multirate models, handle the change in operation rate in one of two ways:		
	А	At the destination block, Insert a Rate Transition.		
	В	Set configuration parameter Automatically handle rate transition for data transfer to Always or Whenever possible.		
Rationale	A,B	Following this guideline supports the handling of data operating at different rates.		
Note	Setting Automatically handle rate transition for data transfer to Whenew possible requires you to insert a Rate Transition block in locations indicated Simulink.			
	Simuli	Setting Automatically handle rate transition for data transfer to Always allows Simulink to automatically handle rate transitions by inserting a Rate Transition block. The following exceptions apply:		
	 The insertion of a Rate Transition block requires rewiring the block diagram Multiple Rate Transition blocks are required: The blocks' sample times are not integer multiples of each other The blocks use different sample time offsets One of the rates is asynchronous 			
	• An	An inserted Rate Transition block can have multiple valid configurations.		
	For the	For these cases, manually insert a Rate Transition block or blocks.		
		Yorks does not recommend using Unit Delay and Zero Order Hold blocks for ng rate transitions.		
Last Changed	R2011	a		

ID: Title	cgsl_0205: Signal handling for multirate models
Examples	Not Recommended:
	In this example, the Rate Transition block is inserted at the source, not at the destination of the signal. The model fails to update because the two destination blocks (Gain and Sum) run at different rates. To fix this error, insert Rate Transition blocks at the signal destinations and remove Rate Transition blocks from the signal sources. Failure to remove the Rate Transition blocks is a common modeling pattern that might result in errors and inefficient code.
	1 32.1 Sample Time = 1/100 Sample Time = 1/100 Sample Time = 1/200 Sample Time = 1/100
	Sample Time = 1/200
	Recommended:
	In this example, the rate transition is inserted at the destination of the signal.
	1 32.1 Sample Time = 1/100 Sample Time = 1/100 Sample Time = 1/200 Sample Time = 1/100
	9.8 2 Sample Time = 1/200

cgsl_0206: Data integrity and determinism in multitasking models

ID: Title	cgsl_	0206: Data integrity and determinism in multitasking models	
Description		ultitasking models that are deployed with a preemptive (interruptible) operating m, protect the integrity of selected signals by doing one of the following:	
	A	Select the Rate Transition block parameter Ensure data integrity during data transfer .	
	В	For Inport blocks in Function Called subsystems, select the block parameter Latch input for feedback signals of function-call subsystem outputs.	
	To pro	otect selected signal determinism, do one of the following:	
	С	Select the Rate Transition block parameter Ensure deterministic data transfer (maximum delay) .	
	D	Select the configuration parameter Automatically handle rate transition for data transfer.	
		 Set configuration parameter Deterministic data transfer to Whenever possible or Always. 	
Prerequisites	cgsl_0	0205:Signal handling for multirate models on page 3-12	
Rationale	A,B, C,D	Following this guideline protects data against possible corruption of preemptive (interruptible) operating systems.	
Note	Multitasking systems with a non-preemptive operating system do not require data integrity or determinism protection. In this case, clear these parameters:		
	Rate Transition block parameter Ensure data integrity during data transfer		
	Configuration parameter Ensure deterministic data transfer (maximum delay)		
	Ensuring data integrity and determinism requires additional memory and execution time. To reduce this additional expense, evaluate signals to determine the level of protection that they require.		
See Also	• Ra	ite Transition	
	• "D	ata Transfer Problems" (Simulink Coder)	
Last Changed	R2011	la	

Configuration Parameter Considerations

- "cgsl_0301: Prioritization of code generation objectives for code efficiency" on page 4-2
- "cgsl_0302: Diagnostic settings for multirate and multitasking models" on page 4-3

cgsl_0301: Prioritization of code generation objectives for code efficiency

ID: Title	cgsl	cgsl_0301: Prioritization of code generation objectives for code efficiency		
Description	Prior Advis	itize code generation objectives for code efficiency by using the Code Generation sor.		
	A	Assign priorities to code (ROM, RAM, and Execution efficiency) efficiency objectives.		
	В	Select the relative order of ROM, RAM, and Execution efficiency based on application requirements.		
	С	Configure the Code Generation Advisor to run before generating code by setting the Check model before generating code configuration parameter to On (proceed with warnings) or On (stop for warnings).		
Notes	code	del's configuration parameters provide control over many aspects of generated . The prioritization of objectives specifies how configuration parameters are set a conflicts between objectives occur.		
	or ru repre	Prioritizing code efficiency objectives above safety objectives may remove initialization or run-time protection code (for example, saturation range checking for signals out of representable range). Review the resulting parameter configurations to verify that safety requirements are met.		
Rationale	A, B,	C When you use the Code Generation Advisor, configuration parameters conform to the objectives that you want and they are consistently enforced.		
See also	• "A	"Application Objectives Using Code Generation Advisor" (Simulink Coder)		
	• "]	Manage Configuration Sets for a Model"		
Last Changed	R201	R2015b		

cgsl_0302: Diagnostic settings for multirate and multitasking models

ID: Title	cgsl_0302: Diagnostic settings for multirate and multitasking models			
Description	For multirate models using either single tasking or multitasking , set these configuration parameters to warning or error:			
	Single task rate transition			
	Enforce sample time specified by Signal Specification blocks			
	Detect multiple driving blocks executing at the same time step			
	For multitasking models, set these configuration parameters to warning or error:			
	Multitask task rate transition			
	Multitask conditionally executed subsystem			
	Tasks with equal priority			
	If the model contains Data Store Memory blocks, set these configuration parameters to Enable all as warnings or Enable all as errors:			
	Detect read before write			
	Detect write after read			
	Detect write after write			
	Multitask data store			
Rationale	Setting diagnostic configuration parameters improves run-time detection of rate and tasking errors.			
See Also	"Model Configuration Parameters: Diagnostics"			
	"hisl_0013: Usage of data store blocks"			
	• "hisl_0044: Configuration Parameters > Diagnostics > Sample Time"			
	• "hisl_0303: Configuration Parameters > Diagnostics > Data Validity > Merge blocks"			
Last Changed	2016a			